Abstract-Embedded temperature sensors based on proportional-to-the-absolute-temperature (PTAT) current sources have the potential to lay the foundation for low-cost temperature-aware integrated circuit architectures if they meet the requirements of miniaturization, fabrication process match, and precise estimation in a wide range of temperatures. This paper addresses an analytical approach to the minimum-element PTAT circuit design capitalizing on the physics-based modeling of the heterojunction bipolar transistor (HBT) structures. It is shown that a PTAT circuit can be implemented on only two core HBT elements with good accuracy. Derived parametric relations allow a straightforward specification of the thermal gain at the design stage, which affects sensor sensitivity. Further derived current-to-temperature mapping expresses a temperature estimate based on the measured PTAT output current. Numerical examples indicate attainable estimation accuracy of 0.43% in case of a measurement instance taken in the absence of measurement noise.
I. INTRODUCTION
R EAL-TIME management of temperature and electrothermal effects has become an important concern for modern integrated circuits (ICs) characterized by the ultralarge scale of the number of circuit elements per silicon unit area, 3-D packaging structures, etc. Temperature represents a nonlinear function of time and the location on the die. It depends on both the ambient and the intracircuit power dissipation, which leads to the emergence of strong hotspots at certain IC nodes where the power density is high [1] . Embedded temperature sensors and thermal compensation circuits are seen as one of the essential means to realize low-cost temperature-aware IC architectures with the built-in self-test and runtime configuration capabilities. Information on temperature distribution at tests helps to accomplish the physical design. Digital control means based on the electrothermal models enhance circuit performance and reliability.
Creation of a simple miniature power-efficient and processmatched on-chip temperature sensor calls for development of an accurate electrothermal model for a system of transistor elements constituting the sensor circuit. The simplicity requirement boils down to dc measurements preference to reduce the complexity of the measurement setup and to ease integration. The two common approaches to the embedded sensor design capitalize on differential transducers and the proportionalto-the-absolute-temperature (PTAT) current sources [2] . The differential schemes are known for their sensitivity to the temperature variations across the IC surface. A number of recent works consider differential transducer implementations based on at least three bipolar junction transistors (BJTs) [3] - [5] . This class of sensors lacks unification due to their dependence on the corresponding IC area layout (and location of the hotspots relative to the transducers). The PTAT current sources represent highly integrated combinations of BJTs [6] - [8] or field-effect transistors (FETs) [9] - [12] , the output current of which is PTAT at the sensing element location. A related but less common temperature measurement principle was reported in [13] where PTAT forward voltage drop was measured across a Schottky diode. FET-based sensor circuit variants are more widespread due to the CMOS process standardization, lower power consumption, and self-heating avoidance, though their PTAT accuracy might be inferior in comparison with the BJTbased design. The core of the classic PTAT source consists of two transistors with distinct transconductance nominals (achieved by using different-size emitter areas in case of BJTs). Having different physical structures, the transistors are likely to be susceptible to the process variations and mismatching thermal trends of all main parameters, which limits output precision against design expectations. This is exacerbated by a reliance of the sensing circuit theory on the over-simplified electrothermal models of the component transistors which are a poor match to the existing fabrication processes. Finally, both PTAT and differential sensors are traditionally powered by a constant current source, leaving out the voltage supply option discussions in most works on the topic. This paper is dedicated to the modeling of the heterojunction bipolar transistor (HBT) based PTAT current source circuits 2156-3950/$31.00 © 2012 IEEE in a wide range of operating temperatures (in contrast to relatively small temperature ranges reported). The principal difference from other related findings reported in the literature is adoption of the realistic physics-based HBT model, i.e., the high current model (HICUM) [14] . This model features bipolar transistor's inherent scale current and transconductance variation with temperature and addresses the self-heating effect that leads to thermal instability and breakdown at high current densities [15] . The biasing scheme design is closely related to the electrothermal model of the transistor. This paper deduces PTAT circuits of a simple minimum-element structure to serve as a temperature sensor core. It presents recommendations and closed-form analytical relations describing the parameter selection to yield temperature estimates based on the PTAT output measurements, which is supposed to be followed by the analogue-to-digital conversion for postprocessing. As the emphasis is on analytical modeling versus a complete sensor circuit design, the performance metrics feature modeling precision error rather than the commonly adopted sensor sensitivity.
This paper is organized as follows. Section II describes a PTAT output current law in a general formulation. Section III highlights theoretical specifics of the temperature-domain HBT modeling accompanied by an illustrative example. Section IV deals with derivations of the analytical relations that serve for the electrothermal characteristics prediction. A closed-form mapping from the measured voltage/current in the load to the corresponding temperature estimate is solicited. Section V presents several numerical examples with the aim to benchmark the proposed analytical electrothermal relations versus a comprehensive circuit model simulation.
II. GENERAL PTAT DEFINITION
A traditional approach to the PTAT current mirror (CM) design is the underlying Widlar CM circuit architecture in which the output current gain variation with temperature can be controlled by choosing an emitter degeneration resistance nominal in the mirroring current branch [16] . Depending on the element transistor properties and the essence of the power supply (biasing current or voltage) for the CM circuit, the skew of the output temperature-current characteristic may exhibit nonlinearities at different sections. This paper considers a mathematical detail of the parametric reasons behind nonlinearities in the thermal dependence of the output current. An important CM design consideration is that the transistors are placed close enough to each other on the die so that they share the same temperature, i.e., they are thermally matched as a result of the integration.
A broader Widlar CM schematic specifies the common circuit elements as in Fig. 1 (n-p-n bipolar transistor based variant). The design of the circuit relies on the fact that the transistor Q1 (master or driving transistor) and the transistor Q2 (slave or mirroring transistor) are selected to have matched characteristics (realistic parametric descriptions of the device models applicable to different scenarios will be detailed in Sections III and IV). The output current notation is a function of the voltage difference across the transistors where V BE k denotes the voltage across the base-emitter (BE) junction of the kth transistor, and R E is the emitter degeneration resistor in the Q2 branch, the nominal of which stays invariant (or approximately invariant) in the temperature range of interest (a package and layout engineering task). Equation (1) is accurate with the exception of the current through the BE junction of Q2 since it is much (at least several magnitude orders) smaller than the transfer current I C2 forming the collector output. The classic theory of the bipolar transistor devices deals with collector current dependence on the biasing voltage through the proportionality of I C k to the exponential term exp η V BE k V T which also contains the thermal voltage V T and the nonideality factor η (usually a technology-specific parameter). The thermal voltage is known by the expression
where k B = 1.38 × 10 −23 J/K, q e = 1.602 × 10 −19 C, and T is the temperature of the transistor that is affected by the ambient material temperature and the internal power dissipation observed across the transistor junctions. Assumption of the equality between the matched (equal or strictly proportional) transistor parameters in a wide temperature range would advocate a classic thermal proportionality formula obtained from (1) by the substitution of V BE 1 − V BE 2 = η −1 V T ln I C 1 I C2 which has historically been used for the PTAT design description [8] 
Equation (3) would represent an ideal law of the output current proportionality to the temperature under the condition of the ratio I C 1 I C2 being constant across a wide range of temperatures. However, I C 1 I C2 is a nonlinear characteristic in temperature and is also technology dependent. The nonexistence of the exact solution of (3) for I C2 in a strict sense makes the temperature range uncertainty and the technology dependent factor devalue the empirical results of simulations and experimental tests (as each technology would define a different thermal nonlinearity for I C 1 I C2 ).
The invention of realistic physics-based transistor models has introduced a potential opportunity to find a closed-form unified expression for the PTAT current source output for a selected transistor technology. In the following description, a HICUM used for the HBT performance prediction will be scrutinized with the aim to describe the PTAT outputs in a wide range of temperatures.
III. THERMAL-DOMAIN HBT DESCRIPTION BASED ON HICUM/L0

A. HICUM/L0 Theoretical Background
The standard HICUM model of Level 0 or 2 details a method for computation of the Gummel characteristics for a BJT or an HBT, given the set of fixed technology-specific parameters obtained by the parameter extraction procedures. This section emphasizes description of the model part dealing with temperature dependences that influence the collector output (transfer) current and hence should be taken into account in the derivation of the CM currents.
The equivalent HICUM/L0 large-signal circuit diagram featuring the physics-based vertical n-p-n transistor description is shown in Fig. 2 . The HICUM Level 0 model is positioned as a variant of the comprehensive physics-based HBT HICUM Level 2 model, which is lighter in the computational sense due to the use of an approximation in the high-current region of operation instead of an iterative solution of the charge control [17] . The presented model is scrutinized only in the context of the CM design, hence it omits the signal elements governing operating regimes other than the forward dc biasing of Q1 and Q2, namely, the parasitic capacitances, tunneling, and avalanche effect included in the full HICUM/L2 description [18] . The external emitter, collector, and base resistances are excluded from the consideration to simplify the analysis. It is assumed that these resistances can be made least thermally dependent in the temperature range of interest. Using the design method with the average-in-temperature resistance absorption, it is possible to neutralize these parasitic interconnect resistances, which are known to be quiescentpoint independent, by the source reference load connected in series. The internal base resistance, which is dependent on the carrier mobility in the neutral base region, is taken into account in the benchmarked simulation model, though it has a minor impact on the output current and hence does not partake in the closed-form temperature estimate derivations (in which it is assumed that V BE i ≈ V BE ). The specifics of the HICUM are such that the influence of the internal collector resistance is taken into account by the model equations for the transfer current and is implicitly incorporated in the derivation process.
Thermal dependence of the main parameters in the HICUM is related to the physical quantities such as the intrinsic charge carrier density and mobility. The intrinsic carrier density defines variation of the transfer current with temperature via the generalized integral charge-control relation's (GICCR) constant modeling function
where c 10 nom is the GICCR constant specified for the reference operating temperature T nom at which most HICUM parameters are extracted (c 10 takes the effective emitter area The self-heating effect due to the power dissipation across the BE junction is simulated as an iterative feedback.
into account), V gB is the effective base bandgap voltage extrapolated to T = 0 K and ζ ≡ ζ CT is the exponent coefficient obtained via the extraction procedures that models mobility of the minority carriers in the base region. The hole charge, another implicit parameter affecting the transfer current, has a much more complex functional dependence on temperature. Moreover, it is influenced by the voltages applied to the BE and the BC junctions (V BE i and V BC i respectively). For the sake of the analysis feasibility, V BC i impact is omitted from consideration because this dependence is very weak in case of the forward-biased CM circuit elements with the diode-connected Q1 (i.e., the BC voltage for Q1 is zero at all temperatures). Then the transport-related hole charge at low to medium current densities (desirable thermal drift region for the quiescent point) can be represented by the sum
where Q p0 describes thermal dependence of the zero-bias hole charge, Q jEi is the depletion charge which is stored within the BE junction and which is bias point (V BE i ) dependent, h jEi is the BE depletion charge weighting factor (an HBT-specific parameter), and Q fT is the minority charge across the entire transistor constituting the forward transfer current that tends to have more contribution than the hole and depletion charges at medium to high current densities. Given the interdependence between Q fT and the transfer current under the conditions of V BE i > 0 and V BC i = 0, the bias-dependent hole charge is expressed in the form of the quadratic equation solution as
where Q pT, j = Q p0 +h jEi Q jEi , c 10 is given by (4), m Cf ≡ 1 η is the nonideality factor, and the low-current forward transit time τ 0 is determined as in [19] 
where the HICUM coefficients τ 0 nom = τ 0 (T nom ), α τ 0 , and k τ 0 are obtained via extraction.
The thermal dependence of the zero-bias hole charge, caused by the base width change with temperature, is described according to the formula
where Q p0 nom = Q p0 (T nom ) is the zero-bias hole charge,
is the diffusion voltage across the BE junction observed at the reference temperature, z Ei is the internal BE grading coefficient, and
Here
is the auxiliary voltage which depends on the derived HICUM parameters: V gBE is the effective BE bandgap voltage extrapolated to T = 0 K, m g is the bandgap voltage coefficient, and
The BE depletion charge in (6), observed at a given bias V BE i > 0, is described as
where C jEi 0 nom is the internal BE zero-bias depletion capacitance at T = T nom .
B. Thermal-Domain HBT Simulation Based on HICUM/L0
For convenience of the analysis scrutiny, each major modeldescriptive stage outlined by (4)- (11) is accompanied by numerical examples of the selected technology. The numerical evaluation of the HICUM/L0 transistor model was done in accordance with the stable computation methods defined in the HICUM/L2 manual [18] .
In our examples, we refer to the HICUM reference data extracted from the IBM 5HP technology node, part of which is listed in Table I [20] . Here, only the parameters that influence the subsequently presented CM derivations are specified (short list). To see the rest of the parameter set, the reader is advised to refer to the HICUM/L2 manual [18] .
The operating regions of the HBT used in the example are shown in Fig. 3 . Because of the specific linearity requirement to the CM output and the analytical description limitations in the PTAT circuit design, the bias-driven device (master HBT Q1) should be set to operate in the low to medium current region, i.e., below the critical current (I C K ) threshold. This is safely ensured via the choice of bias (supply current or voltage) that sets V BE < 0.95 V for temperatures not exceeding the reference temperature T nom . Fig. 3 also shows sufficiency of the HICUM/L0 model choice (versus HICUM/L2) for the task of derivation of a CM operating in the PTAT mode since the HICUM/L0 accurately covers device behavior in the medium to high current region while featuring realistic models of the thermal variation of transistor parameters.
It is known that the use of HICUM is not recommended for the thermal modeling below 250 K unless the model parameters have been specifically tested for that temperature range [18] . On the other hand, 600 K is found to be the highest temperature mark available in the reported experimental data [18] , [21] . These figures are chosen to constitute the boundaries of the operating temperature range in the modeling presented in this paper, i.e., the dynamic range of the temperature sensor under design consideration. Fig. 4 shows the Gummel plot for a variety of voltagecontrolled bias settings defining operation at the low and medium current densities. It can be seen that the higher bias settings characterized by increased power dissipation may result in a destructive self-heating situation that might lead to a device breakdown. The self-heating effect becomes a problem at higher operating temperatures and particularly needs to be taken into account in the PTAT circuit design process. Fig. 4 sets an upper limit on V BE at the maximum temperature in the range, which, for the given transistor example, does not exceed 0.5-0.6 V [it will further be illustrated in the biasing scheme discussion for the CM with the constant voltage supply (CVS)]. In the absence of the self-heating effect, this value can be up to the medium to high current thresholds as in Fig. 3 .
The transconductance is revealed to be a problematic parameter due to its high fluctuation in a wide temperature range. Fig. 5 shows that a nearly constant transconductance assumption is not suitable for the analysis-based PTAT circuit design and calls for accurate models to describe the current thermal variation. The BE voltage has little impact on the transconductance at the temperatures below the reference temperature (298 K). At higher temperatures, the bias-induced difference becomes more pronounced. Furthermore, saturation in the transconductance thermal characteristic, followed by a breakdown as a result of the self-heating, occurs faster if the BE voltage is higher.
The c 10 (T ) graph Fig. 6 shows that the thermal variation of the scale current is significant-spanning over 14 orders of In contrast to c 10 (T ), no major thermal variations are observed in the hole charge (6) which is the second thermally dependent parameter affecting the HBT transfer current. The functional dependence of the inverse hole charge on the temperature has a linearly declining character for a given BE voltage in the low current region (V BE < 0.4 V). This conforms to a low current density case of the charge (5) when the minority charge Q fT may be omitted from consideration (its influence is negligible). At higher biases, the decline is faster and deviates from the linear law due to the Q fT impact that complicates analytical description of the transfer current. The latter reason is another factor dictating restriction of the quiescent point's thermal drift in the low to medium current region for the analysis-based PTAT circuit design.
IV. CM WITH CVS
A. Output Current Derivation Based on General Transistor Model
In accordance with the historic terminology, we can define two major bipolar transistor parameters: the scale current I S k = I B k exp(−η V BE k V T ) and the transconductance β k = I C k I B k , where I B k is the base current (k = 1, 2). Both of these parameters are technology-specific in their functional dependence of the temperature and the voltage across the BE junction (bias point) and have no simple analytical description in the modern physics-based transistor models. Before the functional expansion, we can, however, use them as equation parameters to solve the CM circuit.
The CM with the CVS (CM-CVS) circuit is straightforward in implementation on the die because it does not require a constant thermally invariant supply current as shown in Fig. 7 . The voltage supply nominal conformance to the thermal drift boundaries of the Q1 quiescent point can be ensured by using a simple voltage divider in most scenarios. The set of equations describing the CM-CVS circuit is as follows:
where V CC is the supply voltage.
To solve the first equation of (12) for V BE 1 , we intro-
The solution of the nonlinear equation having the form
, where W is the Lambert W function [22] . Hence the solution of (13) can be expressed as
The operational condition I B 2 < I B 1 << (
Substitution of (15) into the second equation of (12) yields
where
The solution is then expressed as The output current can then be found using (16) as
If the fabricated transistor devices are a good match in the temperature range of interest, one can, with a reasonable accuracy, consider that I S 1 ≈ I S 2 = I S and β 1 ≈ β 2 = β. Taking into account that β >> 1, (18) is simplified into
Referring to (3), for smaller R ref nominals, the nonlinearity in the output current's temperature characteristic is introduced due to the term ln
, which is dependent on the thermal voltage, the emitter degeneration resistance, and the transistor parameters I S and β, which are thermally dependent in general.
The disadvantages of (19) are related to the necessity of a relatively accurate specification of I S and β. It is also apparent that the approximation precision depends on the R E R ref ratio: the condition R E R ref >> 1 (β + 1) must hold to minimize an effect of inaccurate β specification or a nonnegligent mismatch between Q1 and Q2 when β 1 = β 2 .
B. Output Current Derivation Based on HICUM/L0 Model
In a simplified theoretical representation, a bipolar transistor can be seen as an ideal translinear element (TE) characterized by the thermally invariant scale current and the thermally invariant transconductance [23] . Such an assumption underlies some of the earlier large signal transistor models, namely, the Ebers-Moll model and its modifications [24] as well as the broadly used Gummel-Poon model [25] . If a fabrication technology could be selected that would allow the transistor parameters to be invariant in temperature, the CM-CVS output current description in a wide range of temperatures would be straightforward by (18) or (19) .
Modern compact physics-based transistor models explicitly or implicitly specify the scale current variation with temperature, while the transconductance variation with temperature represents a complex functional case the analysis of which is hampered by multiple factors, e.g., self-heating. This paper considers a widely adopted implicit HICUM description for the thermal variation of the scale current [18] . The complete nonlinear model of the CM-CVS output current is subjected to the second-order Taylor series approximation to derive a closed-form mapping between the measured voltage/current across the sensor load and the temperature estimate. Although the transconductance parameter cannot be specified accurately over a wide range of temperatures, we will show that the approximated model provides quite an accurate output current description.
By ensuring the biasing scheme design that the thermal drift of the quiescent point takes place only in the low to medium density current region, the forward transfer current in HICUM is computed as (20) where the thermal variation is stipulated predominantly by the functional dependence of the GICCR constant c 10 (4) (see Fig. 6 ) while the transport-related hole charge Q pT does not exceed in variation one order of a magnitude for a wide range of temperatures (see Fig. 8 ). The complex Q pT description and the dependence on the voltage across the BE junction call for using a functional dependence approximation: the linear function of temperature is viewed as a sufficient variant for our purposes (the CM output current analysis). Let T min and T max denote the boundaries of the temperature range the CM circuit is subject to during operation. The value of the function 1 Q pT (T, V BE ) decreases with temperature as shown in Fig. 8 , starting from 0 = 1 Q pT (T min , V BE max ) where V BE max denotes the beginning of the high current density region at T = T min which the quiescent point should not cross (in the particular task of the analysis-based PTAT circuit design). The thermal drift of the quiescent point of both Q1 and Q2 in the CM results in a steady decrease of V BE i with temperature, which makes the proposed approximation viable: V BE i is seen as being modulated by T (see Fig. 9 ). The linear 1/Q pT (T, V BE ) approximation can be written as follows: Under the normal forward biasing operation conditions, the impact of the BC junction bias on the (reverse) transfer current can be neglected in the collector output current computation. Hence
Substitution of the product β I S ≈ c 10 (T ) (T ) into (19) clearly shows that inaccurate specification of the transconductance does not have much impact if
. This is the main idea behind reduction of the critical parameter set governing the CM-CVS output current description where
Note that ζ = 0, σ = 1, ν ζ = 0, and ν ζ −1 = η q e c 10 nom 0 R ref k B in a special case of the TEs. (23) can be expanded for a Taylor series approximation around the point T = T 0 as I OUT, cvs = I 0, cvs f cvs (T )
where f
Limiting the series by the second order, one can express
In a special case of the TEs
C. PTAT Tangent and the Maximum Thermal Gain
The skew of the output current thermal characteristic around the observation point T = T 0 gives an idea of its proximity to the ideal PTAT law. It also quantifies the thermal gain of the output current, i.e., the current increment with the temperature in the T = T 0 region of the characteristic. The skew is determined by the tangent at T = T 0
If the circuit is made on TEs, (34) becomes
D. Temperature Estimate
Given the measured current at the CM-CVS circuit output, I OUT, cvs , one can determine the corresponding temperature. Let T = T − T 0 ; then the temperature estimate can be calculated using the quadratic equation (25) 
which results in
To assess the accuracy of a temperature estimateT obtained using (38) or other methods, one can adopt the mean relative estimation error (MREE) metric
where = T max − T min , and T min and T max denote the boundaries of the temperature range the CM circuit is subject to during operation.
V. NUMERICAL ANALYSIS
A. Biasing Conditions
A simulation example benchmarking the analytical findings from the preceding section represents the CM-CVS circuit Fig. 7 based on the IBM 5HP 0.32 × 16.8 μm 2 HBT (which was described in Section III). The entire circuit is powered by the supply voltage V DD = 3.3 V, which is standard for the selected HBT process. The CM-like load circuit consists of the matched p-n-p transistors with a symmetric emitter connection and is terminated by R load = 50 .
Biasing of the CM-CVS circuit has to be configured to prevent a thermal drift of the Q1 quiescent point into the selfheating region or the high current region. This is achieved by choosing corresponding settings of the supply voltage V CC and the series reference resistance R ref . The thermal drift description from the preceding paragraph allows us to draw a recommendation for the biasing scheme design. V CC is set first, referring to the Gummel characteristics of the transistor at the lowest temperature in the range 
B. Circuit Parameters
The impact of the scale current parameter selection is shown in Fig. 10 . Smaller reference resistances necessitate more accurate specification of the scale current parameter for modeling at higher temperatures. This rule is relevant when the CM circuit is assembled on the TEs. The thermal variation model for the normalized CM-CVS output current described by (23) and (24) is shown in Fig. 11 . The model is parameterized according to the HICUM/L0 specifications ( Table I) . The characteristic appears to be a very close match to the PTAT law, especially at higher temperatures. The linearity of the characteristic is only marginally influenced by the Q2 emitter degeneration resistor R E . Increase of R E yields a higher thermal gain of the output current. However, the magnitude of the CM output current declines since the normalizing current I 0, cvs is inversely proportional to R E , thus reducing the CM efficiency.
C. PTAT Current Output and Temperature Estimation
Simulation-based benchmarking of the analytical relations (19)- (25) leads to a conclusion that the empirical factor κ (parameter reflecting the thermal drift of the hole and minority charge) has no major effect on the HBT-based CM output current prediction Fig. 12 . However κ adjusts precision of the PTAT skew, which is important to produce accurate hightemperature estimates. A visible deviation of the approximated characteristic from the simulated one takes place only at lower frequencies (below the reference temperature of 298 K); however no major nonlinearities are observed. A TE-based CM circuit resorting to the constant scale current fixed at the value corresponding to T 0 = 425 K exhibits a completely different highly nonlinear thermal trend that sets applications of the TE and HBT thermal models apart. HBTs are seen as a particularly good match for the PTAT CM-CVS application. The TE-based CM-CVS output current is quite accurately described by the analytical approximation (23) , which is one of the special cases of the general solution.
The configuration scenario shown in Fig. 13 (a) represents a violation of the approximation validity condition deduced earlier: R E R ref >> 1 (β + 1) . The result is a relatively large deviation of the output current's analytical description from the simulated characteristic that is observed for both the circuit on TEs and the circuit on HBTs when κ = 0. At the same time, the linearity of the simulated output current is found to be an almost perfect match to the PTAT law at both lower and higher temperatures. The approximated characteristic almost coincides with the PTAT tangent at κ = 6. The trends shown in The MREE of the temperature estimate (38) for the four considered CM-CVS operating schemes is listed in Table II . The output currents were produced by simulating the CM-CVS circuit based on the HBTs (HICUM/L0). The circuit based on the TEs is not applicable to the PTAT current-driven sensor design. The temperature estimation error does not exceed an average of 1.3% across the wide range from 250 to 600 K. The precision of the estimation deteriorates mainly toward the beginning of the temperature range. For all current ranges, the CM-CVS circuit exhibits better PTAT linearity and much higher thermal gain of the output current than the CM-CCS circuit. As pointed out in the preceding section, variation of R ref (primary circuit parameter) and R E (secondary circuit parameter) can yield an even higher thermal gain than shown in the figure. Fig. 14(b) ].
D. Comparison Between CM-CVS and CM With Constant Current Supply as a PTAT Current Source
VI. CONCLUSION
Analytical derivations presented in this paper showed that implementation of an IC-based PTAT thermal sensor is possible with only two HBTs joint into the Widlar CM network and sharing the same ambient temperature. The PTAT thermal gain of the CM circuit powered by the CVS is higher than the gain of the CM circuit powered by the CCS. The CM-CVS solution produces an output current in good conformance to the PTAT law. The CM-CVS output current can be described using an accurate closed-form expression based on the HICUM physics principles featuring realistic thermal dependences of the main HBT parameters. Devised approximations substantially limit the number of HICUM parameters describing the output of the PTAT circuit model. Thus, the temperature sensor design in the technology dependent CM-CVS circuit variant is represented by only a few analytical relations. Simulation-based verification of these relations on the IBM 5HP technology node example established 0.43% achievable accuracy of the temperature estimates from the PTAT circuit output in the temperature range from 250 to 600 K.
The presented CM structure and the corresponding analytical methods could also form a theoretical foundation for the analog thermal compensation circuit design.
